Skip to content

S
swiftshader
Commit bf19533e by Srdjan Obucina Committed by Jim Stichnoth
Options

Subzero, MIPS32: Fix FP register table

FP register table did not contain correct register information. R=stichnot@chromium.org Review URL: https://codereview.chromium.org/2089043003 . Patch from Srdjan Obucina <Srdjan.Obucina@imgtec.com>.
parent 2d152e35
Showing with 29 additions and 29 deletions
src/IceInstMIPS32.def
...@@ -151,30 +151,30 @@ ...@@ -151,30 +151,30 @@
ALIASES2(Reg_F18, Reg_F18F19)) \ ALIASES2(Reg_F18, Reg_F18F19)) \
X(Reg_F19, 19, "f19", 1,0,0,0, 0,0,1,0,0, \ X(Reg_F19, 19, "f19", 1,0,0,0, 0,0,1,0,0, \
ALIASES2(Reg_F19, Reg_F18F19)) \ ALIASES2(Reg_F19, Reg_F18F19)) \
X(Reg_F20, 20, "f20", 1,0,0,0, 0,0,1,0,0, \ X(Reg_F20, 20, "f20", 0,1,0,0, 0,0,1,0,0, \
ALIASES2(Reg_F20, Reg_F20F21)) \ ALIASES2(Reg_F20, Reg_F20F21)) \
X(Reg_F21, 21, "f21", 1,0,0,0, 0,0,1,0,0, \ X(Reg_F21, 21, "f21", 0,1,0,0, 0,0,1,0,0, \
ALIASES2(Reg_F21, Reg_F20F21)) \ ALIASES2(Reg_F21, Reg_F20F21)) \
X(Reg_F22, 22, "f22", 1,0,0,0, 0,0,1,0,0, \ X(Reg_F22, 22, "f22", 0,1,0,0, 0,0,1,0,0, \
ALIASES2(Reg_F22, Reg_F22F23)) \ ALIASES2(Reg_F22, Reg_F22F23)) \
X(Reg_F23, 23, "f23", 1,0,0,0, 0,0,1,0,0, \ X(Reg_F23, 23, "f23", 0,1,0,0, 0,0,1,0,0, \
ALIASES2(Reg_F23, Reg_F22F23)) \ ALIASES2(Reg_F23, Reg_F22F23)) \
X(Reg_F24, 24, "f24", 1,0,0,0, 0,0,1,0,0, \ X(Reg_F24, 24, "f24", 0,1,0,0, 0,0,1,0,0, \
ALIASES2(Reg_F24, Reg_F24F25)) \ ALIASES2(Reg_F24, Reg_F24F25)) \
X(Reg_F25, 25, "f25", 1,0,0,0, 0,0,1,0,0, \ X(Reg_F25, 25, "f25", 0,1,0,0, 0,0,1,0,0, \
ALIASES2(Reg_F25, Reg_F24F25)) \ ALIASES2(Reg_F25, Reg_F24F25)) \
X(Reg_F26, 26, "f26", 1,0,0,0, 0,0,1,0,0, \ X(Reg_F26, 26, "f26", 0,1,0,0, 0,0,1,0,0, \
ALIASES2(Reg_F26, Reg_F26F27)) \ ALIASES2(Reg_F26, Reg_F26F27)) \
X(Reg_F27, 27, "f27", 1,0,0,0, 0,0,1,0,0, \ X(Reg_F27, 27, "f27", 0,1,0,0, 0,0,1,0,0, \
ALIASES2(Reg_F27, Reg_F26F27)) \ ALIASES2(Reg_F27, Reg_F26F27)) \
X(Reg_F28, 28, "f28", 1,0,0,0, 0,0,1,0,0, \ X(Reg_F28, 28, "f28", 0,1,0,0, 0,0,1,0,0, \
ALIASES2(Reg_F28, Reg_F28F29)) \ ALIASES2(Reg_F28, Reg_F28F29)) \
X(Reg_F29, 29, "f29", 1,0,0,0, 0,0,1,0,0, \ X(Reg_F29, 29, "f29", 0,1,0,0, 0,0,1,0,0, \
ALIASES2(Reg_F29, Reg_F28F29)) \ ALIASES2(Reg_F29, Reg_F28F29)) \
X(Reg_F30, 30, "f30", 1,0,0,0, 0,0,1,0,0, \ X(Reg_F30, 30, "f30", 0,1,0,0, 0,0,1,0,0, \
ALIASES2(Reg_F30, Reg_F30F31)) \ ALIASES2(Reg_F30, Reg_F30F31)) \
X(Reg_F31, 31, "f31", 1,0,0,0, 0,0,1,0,0, \ X(Reg_F31, 31, "f31", 0,1,0,0, 0,0,1,0,0, \
ALIASES2(Reg_F31, Reg_F30F31)) \ ALIASES2(Reg_F31, Reg_F30F31))
//#define X(val, encode, name, scratch, preserved, stackptr, frameptr, //#define X(val, encode, name, scratch, preserved, stackptr, frameptr,
// isInt, isI64Pair, isFP32, isFP64, isVec128, alias_init) // isInt, isI64Pair, isFP32, isFP64, isVec128, alias_init)
...@@ -218,37 +218,37 @@ ...@@ -218,37 +218,37 @@
#define REGMIPS32_F64PAIR_TABLE \ #define REGMIPS32_F64PAIR_TABLE \
/* val, encode, name, scratch, preserved, stackptr, frameptr, \ /* val, encode, name, scratch, preserved, stackptr, frameptr, \
isInt, isI64Pair, isFP32, isFP64, isVec128, alias_init */ \ isInt, isI64Pair, isFP32, isFP64, isVec128, alias_init */ \
X(Reg_F0F1, 0, "f0, f1", 1,0,0,0, 0,0,0,1,0, \ X(Reg_F0F1, 0, "f0", 1,0,0,0, 0,0,0,1,0, \
ALIASES3(Reg_F0, Reg_F1, Reg_F0F1)) \ ALIASES3(Reg_F0, Reg_F1, Reg_F0F1)) \
X(Reg_F2F3, 2, "f2, f3", 1,0,0,0, 0,0,0,1,0, \ X(Reg_F2F3, 2, "f2", 1,0,0,0, 0,0,0,1,0, \
ALIASES3(Reg_F2, Reg_F3, Reg_F2F3)) \ ALIASES3(Reg_F2, Reg_F3, Reg_F2F3)) \
X(Reg_F4F5, 4, "f4, f5", 1,0,0,0, 0,0,0,1,0, \ X(Reg_F4F5, 4, "f4", 1,0,0,0, 0,0,0,1,0, \
ALIASES3(Reg_F4, Reg_F5, Reg_F4F5)) \ ALIASES3(Reg_F4, Reg_F5, Reg_F4F5)) \
X(Reg_F6F7, 6, "f6, f7", 1,0,0,0, 0,0,0,1,0, \ X(Reg_F6F7, 6, "f6", 1,0,0,0, 0,0,0,1,0, \
ALIASES3(Reg_F6, Reg_F7, Reg_F6F7)) \ ALIASES3(Reg_F6, Reg_F7, Reg_F6F7)) \
X(Reg_F8F9, 8, "f8, f9", 1,0,0,0, 0,0,0,1,0, \ X(Reg_F8F9, 8, "f8", 1,0,0,0, 0,0,0,1,0, \
ALIASES3(Reg_F8, Reg_F9, Reg_F8F9)) \ ALIASES3(Reg_F8, Reg_F9, Reg_F8F9)) \
X(Reg_F10F11, 10, "f10, f11", 1,0,0,0, 0,0,0,1,0, \ X(Reg_F10F11, 10, "f10", 1,0,0,0, 0,0,0,1,0, \
ALIASES3(Reg_F10, Reg_F11, Reg_F10F11)) \ ALIASES3(Reg_F10, Reg_F11, Reg_F10F11)) \
X(Reg_F12F13, 12, "f12, f13", 1,0,0,0, 0,0,0,1,0, \ X(Reg_F12F13, 12, "f12", 1,0,0,0, 0,0,0,1,0, \
ALIASES3(Reg_F12, Reg_F13, Reg_F12F13)) \ ALIASES3(Reg_F12, Reg_F13, Reg_F12F13)) \
X(Reg_F14F15, 14, "f14, f15", 1,0,0,0, 0,0,0,1,0, \ X(Reg_F14F15, 14, "f14", 1,0,0,0, 0,0,0,1,0, \
ALIASES3(Reg_F14, Reg_F15, Reg_F14F15)) \ ALIASES3(Reg_F14, Reg_F15, Reg_F14F15)) \
X(Reg_F16F17, 16, "f16, f17", 1,0,0,0, 0,0,0,1,0, \ X(Reg_F16F17, 16, "f16", 1,0,0,0, 0,0,0,1,0, \
ALIASES3(Reg_F16, Reg_F17, Reg_F16F17)) \ ALIASES3(Reg_F16, Reg_F17, Reg_F16F17)) \
X(Reg_F18F19, 18, "f18, f19", 1,0,0,0, 0,0,0,1,0, \ X(Reg_F18F19, 18, "f18", 1,0,0,0, 0,0,0,1,0, \
ALIASES3(Reg_F18, Reg_F19, Reg_F18F19)) \ ALIASES3(Reg_F18, Reg_F19, Reg_F18F19)) \
X(Reg_F20F21, 20, "f20, f21", 1,0,0,0, 0,0,0,1,0, \ X(Reg_F20F21, 20, "f20", 0,1,0,0, 0,0,0,1,0, \
ALIASES3(Reg_F20, Reg_F21, Reg_F20F21)) \ ALIASES3(Reg_F20, Reg_F21, Reg_F20F21)) \
X(Reg_F22F23, 22, "f22, f23", 1,0,0,0, 0,0,0,1,0, \ X(Reg_F22F23, 22, "f22", 0,1,0,0, 0,0,0,1,0, \
ALIASES3(Reg_F22, Reg_F23, Reg_F22F23)) \ ALIASES3(Reg_F22, Reg_F23, Reg_F22F23)) \
X(Reg_F24F25, 24, "f24, f25", 1,0,0,0, 0,0,0,1,0, \ X(Reg_F24F25, 24, "f24", 0,1,0,0, 0,0,0,1,0, \
ALIASES3(Reg_F24, Reg_F25, Reg_F24F25)) \ ALIASES3(Reg_F24, Reg_F25, Reg_F24F25)) \
X(Reg_F26F27, 26, "f26, f27", 1,0,0,0, 0,0,0,1,0, \ X(Reg_F26F27, 26, "f26", 0,1,0,0, 0,0,0,1,0, \
ALIASES3(Reg_F26, Reg_F27, Reg_F26F27)) \ ALIASES3(Reg_F26, Reg_F27, Reg_F26F27)) \
X(Reg_F28F29, 28, "f28, f29", 1,0,0,0, 0,0,0,1,0, \ X(Reg_F28F29, 28, "f28", 0,1,0,0, 0,0,0,1,0, \
ALIASES3(Reg_F28, Reg_F29, Reg_F28F29)) \ ALIASES3(Reg_F28, Reg_F29, Reg_F28F29)) \
X(Reg_F30F31, 30, "f30, f31", 1,0,0,0, 0,0,0,1,0, \ X(Reg_F30F31, 30, "f30", 0,1,0,0, 0,0,0,1,0, \
ALIASES3(Reg_F30, Reg_F31, Reg_F30F31)) ALIASES3(Reg_F30, Reg_F31, Reg_F30F31))
// We also provide a combined table, so that there is a namespace where // We also provide a combined table, so that there is a namespace where
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment